

1     **VI.    CLAIMS**

What is claimed is:

3     1.     A method for emulating an instruction that switches the contents of a top stack register  
and a selected stack register, comprising:

5             overriding the dependency of the top stack register and the selected stack register;  
              executing a first instruction that moves the contents of the top stack register into the  
7     selected stack register in parallel with a second instruction that moves the contents of the selected  
stack register into the top stack register.

9     2.     The method of claim 1 further comprising:  
11            determining whether the top register is empty if a stack underflow exception occurs on a  
first attempt to execute the first and second instructions, and  
13            if the top register is empty, replacing its contents with a QNaN, and  
              if the top register is not empty, replacing the contents of the selected register with  
15     a QNaN.

17     3.     The method of claim 2 further comprising:  
              replacing the contents of the selected register with a QNaN if the top register is empty on  
19     the first attempt to execute the first and second instructions and if a stack underflow exception  
occurs on a second attempt to execute the first and second instructions.

21     4.     A system comprising:

1 main memory storing an instruction set; and  
a processor operably connected to main memory by a bus network, wherein the processor  
3 comprises:  
a floating point unit;  
5 a register stack;  
dependency checking logic for determining whether instructions are executed  
7 sequentially or in parallel;  
two execution units for executing instructions; and  
9 ROM storing a micro-code handler that is invoked when two move instructions  
operating on the register stack are executed in parallel and cause a stack underflow exception.

11  
5. In a processor based computer system having dependency checking logic and a register  
13 stack, a method comprising:  
overriding the dependency logic such that move instructions associated with the stack  
15 registers may be executed in parallel;  
executing the move instructions in parallel;  
17 determining whether a stack underflow exception has occurred and if it has;  
flushing the move instructions; and  
19 invoking a micro-code handler algorithm that operates to allow execution of the  
move instructions in parallel without a stack underflow exception.

1        6.        The method of claim 5, wherein the register stack comprises a top register and a  
selectable register, and wherein the act of invoking the micro-code handler further comprises:

3                determining whether the top register of the stack is empty and if it is, replacing its  
contents with an appropriate architectural response.

5  
7        7.        The method of claim 6, wherein the act of determining whether the top register of the  
stack is empty, further comprises:

              replacing the contents of the selectable register with an appropriate architectural response  
9        if the top register of the stack is not empty.

11       8.        The method of claim 7, further comprising:

              executing the move instructions in parallel if the top or selectable register contents have  
13       be replaced with an appropriate architectural response.

15       9.        The method of claim 7, further comprising:

              replacing the contents of the selectable register with an appropriate architectural response  
17       if the contents of the top register have been replaced with an appropriate architectural response  
and a stack underflow exception has occurred.

19  
21       10.       A method for emulating an FXCH instruction, comprising:

              providing a processor with a move ST(0) instruction and a move ST(i) instruction,  
wherein ST(0) denotes the top register of a stack and ST(i) denotes the *i*th register of the stack;

1           overriding the sequential dependency of the ST(0) and ST(i) registers;  
2           executing the move ST(0) and move ST(i) instructions in parallel.

3  
4           11.    The method of claim 10, further comprising:

5           providing the move ST(0) instruction and move ST(i) instruction to respective execution  
6           units such that the instructions are executed substantially at the same time.

7  
8           12.    The method of claim 10, further comprising:

9           flushing the move ST(0) instruction and the move ST(i) instruction if a stack underflow  
10          exception occurs when the instructions are executed in parallel; and

11          invoking an algorithm that determines whether the stack underflow exception occurred  
12          because the ST(0) register, ST(i) register, or both were empty.

13  
14          13.    The method of claim 12, wherein the algorithm replaces an empty stack register with an  
15          appropriate architectural response.

16  
17          14.    The method of claim 13, wherein the algorithm replaces the ST(i) register with an  
18          appropriate architectural response if a stack underflow exception occurs the first time the move  
19          instructions are executed and the ST(0) register is not empty.

1        15.     The method of claim 14, wherein the algorithm replaces the ST(i) register with an  
appropriate architectural response if a stack underflow exception occurs and the contents of the  
3        ST(0) register have been replaced with an appropriate architectural response.

5        16.     A processor, comprising:  
dependency checking logic; and  
7        a register stack having a top register and a plurality of other registers;  
wherein the processor is configured to:  
9                override the dependency logic such that operations related to the register stack  
may be executed in parallel;  
11               substantially simultaneously switch the contents of the top register of the register  
stack with the contents of another register of the register stack and vice versa, such that a hazard  
13        does not occur; and  
              execute an algorithm that replaces the contents of the top register, the other  
15        register, or both registers with an appropriate architectural response if an exception occurs when  
the contents of both registers are switched.

17        17.     The processor of claim 16, wherein the appropriate architectural response is a QNaN.

19        18.     The processor of claim 16 further comprising:  
21        at least two execution units and a ROM.

1        19.     The processor of claim 18, wherein the ROM stores a handler that is capable of  
implementing the appropriate architectural response.

3        20.     A method of exchanging the contents of two registers, comprising:

5            overriding the dependency of the two registers; and

          executing instructions that exchange the contents of the two registers in parallel and in

7        lockstep.